Regviz

Espressif Systems /ESP32-P4 /AXI_DMA /IN_INT_ENA_CH1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IN_INT_ENA_CH1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/AXI_DMA/IN_INT_ENA_CH1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IN_DONE_CH_INT_ENA)IN_DONE_CH_INT_ENA 0 (IN_SUC_EOF_CH_INT_ENA)IN_SUC_EOF_CH_INT_ENA 0 (IN_ERR_EOF_CH_INT_ENA)IN_ERR_EOF_CH_INT_ENA 0 (IN_DSCR_ERR_CH_INT_ENA)IN_DSCR_ERR_CH_INT_ENA 0 (IN_DSCR_EMPTY_CH_INT_ENA)IN_DSCR_EMPTY_CH_INT_ENA 0 (INFIFO_L1_OVF_CH_INT_ENA)INFIFO_L1_OVF_CH_INT_ENA 0 (INFIFO_L1_UDF_CH_INT_ENA)INFIFO_L1_UDF_CH_INT_ENA 0 (INFIFO_L2_OVF_CH_INT_ENA)INFIFO_L2_OVF_CH_INT_ENA 0 (INFIFO_L2_UDF_CH_INT_ENA)INFIFO_L2_UDF_CH_INT_ENA 0 (INFIFO_L3_OVF_CH_INT_ENA)INFIFO_L3_OVF_CH_INT_ENA 0 (INFIFO_L3_UDF_CH_INT_ENA)INFIFO_L3_UDF_CH_INT_ENA

Description

Interrupt enable bits of channel 0

Fields

IN_DONE_CH_INT_ENA

The interrupt enable bit for the IN_DONE_CH_INT interrupt.
IN_SUC_EOF_CH_INT_ENA

The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
IN_ERR_EOF_CH_INT_ENA

The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
IN_DSCR_ERR_CH_INT_ENA

The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
IN_DSCR_EMPTY_CH_INT_ENA

The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
INFIFO_L1_OVF_CH_INT_ENA

The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
INFIFO_L1_UDF_CH_INT_ENA

The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
INFIFO_L2_OVF_CH_INT_ENA

The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.
INFIFO_L2_UDF_CH_INT_ENA

The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.
INFIFO_L3_OVF_CH_INT_ENA

The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.
INFIFO_L3_UDF_CH_INT_ENA

The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data